A Static Pattern-Independent Technique For Power Grid Voltage Integrity Verification
DAC(2003)
摘要
Design verification must include the power grid. Checking that the voltage on the power grid does not drop by more than some critical threshold is a very difficult problem, for at least two read sons: i) the obviously large size of the power grids for modern high-performance chips, and ii) the difficulty of setting up the right simulation conditions for the power grid that provide some measure of a realistic worst case voltage drop. The huge number of possible circuit operational modes or workloads makes it impossible to do exhaustive analysis. We propose a static technique for power grid verification, where static is in the sense of static timing analysis, meaning that it does not depend on, nor require, user-specified stimulus to drive a simulation. The verification is posed as an optimization problem under user-supplied current constraints. We propose that current constraints are the right kind of abstraction to use in order to develop a practical methodology for power grid verification. We present our verification approach, and report on the results of applying it to a number of test-case power grids.
更多查看译文
关键词
integrated circuit modelling,integrated logic circuits,power supply circuits,timing circuits,voltage control,voltage regulators,circuit operational modes,current constraints,high-performance chips,ower grid verification,power grid voltage,static pattern-independent technique,static timing analysis,voltage integrity verification,
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要