Vertical Power Delivery for 1000 Amps Machine Learning ASICs
2024 IEEE Applied Power Electronics Conference and Exposition (APEC)(2024)
摘要
The recent explosive growth of machine learning (ML) applications has resulted in a surge of demand for compute performance from custom ASICs, and with the ending of Dennard scaling, power demands of such ASICs have also reached unprecedented levels. In this paper we describe a 48V to point-of-load power solution capable of delivering more than 1000 Amps of current at 0.8V for the latest ML ASICs. The solution follows a two-stage approach, with a fixed-ratio high-density high-efficiency first stage and a second stage module with very high density (1A/mm
2
, 1300W/inch
3
). The second stage module is integrated into the system board by surface mounting directly underneath the ASIC. This Vertical Power (VPWR) solution removes the "last mile" power loss found in the conventional lateral design, lowers I
2
R loss by 70% for 1000 Amps load current, and enables many more other benefits for the overall system such as better signal integrity and thermal performance.
更多查看译文
关键词
vertical power delivery,high density,voltage regulator modules (VRM),machine learning ASICs,1000 Amps
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要