Hardware Implementation and Validation of a dc Protection Scheme Based on Local Measurements

2024 IEEE Texas Power and Energy Conference (TPEC)(2024)

引用 0|浏览1
暂无评分
摘要
Direct current (dc) protection hardware must measure, process, and respond to faults within tens of microseconds. Modern microcontroller processing speeds allow for devices to implement a functional dc protection scheme within this ten-microsecond span. The following paper illustrates the challenges and solutions involved in implementing a novel protection algorithm onto hardware. The paper then describes the algorithm's performance in a realtime, hardware-in-the-loop (HIL) environment using a 1 MHz sampling rate. By analysis of test results, the paper identifies the unique issues created due to the filter used in the relay. It assesses the impact of these issues on the accuracy of fault location and the functioning of the protection scheme. Based on the assessment future work is proposed.
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要