A IMax $\vert_{\max^{,}}$ Fully Integrated Multi-Phase Voltage Regulator with 91.5% Peak Efficiency at 1.8 to 1V, Operating at 50MHz and Featuring a Digitally Assisted Controller with Automatic Phase Shedding and Soft Switching in 4nm Class FinFET CMOS

2022 IEEE International Solid-State Circuits Conference (ISSCC)(2022)

引用 4|浏览0
暂无评分
摘要
Modern compute SoCs often consume 100s of amperes at voltages of 1V and below which poses huge challenges for delivering power to the socket. Fully integrated voltage regulators (FIVRs) can mitigate these challenges by providing local step-down conversion, hence reducing input current to the socket [1]–[4]. In addition to the large current draw, most digital compute domains employ dynamic power management techniques to optimize power consumption based on performance demand, that results in a large load current range in FIVRs used in granular domains. At the same time, transitions from low to high current can happen at nanosecond timescales. As a result, the FIVR must provide high efficiency over a wide load current range while retaining fast transient response to minimize performance impact from voltage droops. Past implementations used discontinuous conduction mode (DCM) to provide a good light load efficiency [2], however, DCM increases voltage ripple and can hurt transient response.
更多
查看译文
关键词
fully integrated multiphase voltage regulator,digitally assisted controller,automatic phase shedding,soft switching,FinFET CMOS,modern compute SoCs,voltage regulators,FIVR,local step-down conversion,current draw,digital compute domains,dynamic power management techniques,power consumption,granular domains,high current,wide load current range,voltage droops,good light load efficiency,voltage ripple,frequency 50.0 MHz,size 4.0 nm,time 100.0 s,voltage 1.0 V to 1.8 V
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要