Full-Scale Hardware-in-the-Loop Real-Time Simulator for Cascaded H-Bridge Inverter With Supercapacitor and DC-DC Stage

IECON 2023- 49th Annual Conference of the IEEE Industrial Electronics Society(2023)

引用 0|浏览2
暂无评分
摘要
Hardware-in-the-loop (HIL) real-time simulation of cascaded H-bridge inverter (CHBI) with supercapacitor and DC-DC stage is one of the important links in the development of its controller. This paper presents a full-scale HIL simulator for the CHBI. Firstly, the discrete mathematical model of the CHBI is derived and implemented by utilizing several field programmable gate arrays (FPGAs) as the solving units. Each FPGA is equipped with up to twelve fiber optic communication interfaces, allowing one-to-one connection between the simulator and its controller. The simulation capacity of the presented simulator can be easily expanded through incorporating more FPGAs and combining data communication. Finally, the effectiveness of the presented simulator for the CHBI is verified through the gridconnected charging HIL real-time simulation results.
更多
查看译文
关键词
Hardware-in-the-loop (HIL),real-time simulation,cascaded H-bridge inverter (CHBI),field programmable gate array (FPGA)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要