Timing and power optimization by gate sizing considering false path
Great Lakes Symposium on VLSI（1996）
摘要
This paper introduces a new gate sizing approach for area and power optimization considering path sensitization. The approach selects a set of long paths from a combinational circuit by means of a performance optimization oriented heuristic path selection approach. The longest sensitizable path delay of the circuit can be restricted within the specified delay limit if we set the specified delay limit on these paths in an LP based iterative gate sizing process. Since the approach get rid of unnecessary delay constraints on long false paths, results with smaller circuit area or power dissipation is expected. Experiments on benchmark circuits show that the proposed approach can substantially reduce the circuit area and power dissipation by considering path sensitization for some false path dominated circuits
更多查看译文
关键词
false path,area optimization,power optimization,logic cad,combinational circuits,power dissipation,heuristic path selection approach,gate sizing,sensitizable path delay,power dissipation reduction,specified delay limit,circuit optimisation,timing optimization,timing,longest sensitizable path delay,circuit layout cad,delays,path sensitization,integrated logic circuits,benchmark circuit,vlsi,performance optimization oriented heuristic path selection,lp based iterative gate sizing process,integrated circuit layout,long path,combinational circuit,false paths,long false path,iterative methods,delay constraints,optimization,very large scale integration,process design
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要