A 1-to-112Gb/s DSP-Based Wireline Transceiver with a Flexible Clocking Scheme in 5nm FinFET

Aida Varzaghani,Bardia Bozorgzadeh, Jack Lam,Ankush Goel,Xiaobin Yuan, Mohamed Elzeftawi,Mehran Izad,Sudipta Sarkar, Alberto Baldisserotto, Seong-Ryong Ryu, Steven Mikes, Jeffrey Hwang, Varun Joshi,Shahrzad Naraghi,Darshan Kadia, Mohammad Ranjbar, Paul Lee, Dimitri Loizos, Sotirios Zogopoulos, Shwetabh Verma,Stefanos Sidiropoulos

2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)（2022）

引用 2|浏览1

暂无评分

摘要

A low-power transceiver using a flexible clocking scheme is presented to enable the entire range of rates for Ethernet and PCIe applications. In addition, each lane can independently support any data rate within the same protocol. Implemented in 5nm FinFET, the quad transceiver occupies 1806×825μm ² and achieves a total power efficiency of 5.6pJ/b per lane including analog and DSP at 112Gb/s.

查看译文

关键词

quad transceiver,flexible clocking scheme,low power transceiver,data rate,DSP based wireline transceiver,Ethernet,PCI applications,protocols,size 5.0 nm

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要