1t-1mtj Type Embedded Stt-Mram With Advanced Low-Damage And Short-Failure-Free Rie Technology Down To 32 Nm Phi Mtj Patterning

H. Sato,T. Watanabe,H. Koike,T. Saito,S. Miura,H. Honjo,H. Inoue,S. Ikeda,Y. Noguchi,T. Tanigawa,M. Yasuhira,H. Ohno,T. Endoh, S. -Y. Kang, T. Kubo, K. Takatsuki, K. Yamashita, Y. Yagi,R. Tamura, T. Nishimura, K. Murata

2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW)(2018)

引用 0|浏览2
暂无评分
摘要
We have successfully developed advanced low-damage and short-failure-free RIE technology under 300 mm process down to 32 nm phi MTJ patterning. By using the developed RIE technology, we have achieved significant improvement in TMR ratio, coercivity, thermal stability factor, and the ratio of thermal stability factor to intrinsic critical current compared to those using conventional RIE technology. By using our advanced RIE technology, we also fabricated 1T-1MTJ type embedded 2Mb-STT-MRAM chips with the 61 nm phi-perpendicular-MTJs using the double-MgO free layer under 90 nm CMOS-MTJ hybrid 300 mm process. Advantage of our advanced RIE technology has been demonstrated with their high yield and excellent shmoo plot. The STT-MRAM technology with high-performance MTJ using low-damage RIE patterning process contributes to future high-density embedded STT-MRAM.
更多
查看译文
关键词
STT-MRAM, RIE, tunnel magnetoresistance ratio, CoFeB-MgO, thermal stability factor, switching efficiency
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要