Emulation of a prototype FPGA track finder for the CMS Phase-2 upgrade with the CIDAF emulation framework

C. Amstutz, F. Ball, M. Balzer, J Brooke,L. Calligaris, D Cieri, Ej Clement,Geoffrey Hall,Tanja Harbaum, Kristian Harder,Pr Hobson,G. Iles, T James,K Manolopoulos,T. Matsushita, A. Morton, Dave M Newbold,S. Paramesvaran,M. Pesaresi,Ivan Reid,A. Rose,Oliver Sander,T. Schuh,C. H. Shepherd-Themistocleous,A Shtipliyski, Sp Summers,A. Tapper, Ian R Tomalin,Kirika Uchida,P. Vichoudis,M. Weber

2016 IEEE-NPSS Real Time Conference (RT)(2016)

引用 0|浏览4
暂无评分
摘要
The CMS collaboration is preparing a major upgrade of its detector, so it can operate during the high luminosity run of the LHC from 2026. The upgraded tracker electronics will reconstruct the trajectories of charged particles within a latency of a few microseconds, so that they can be used by the level-1 trigger. An emulation framework, CIDAF, has been developed to provide a reference for a proposed FPGA-based implementation of this track finder, which employs a Time-Multiplexed (TM) technique for data processing.
更多
查看译文
关键词
LHC,HL-LHC,CMS,Phase-2 upgrade,track trigger,Hough transform,emulation,FPGA,VHDL,CIDAF
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要