A Body Sensor Node Soc For Ecg/Emg Applications With Compressed Sensing And Wireless Powering

2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT)(2017)

引用 3|浏览12
暂无评分
摘要
A body sensor node system-on-chip (SoC) is designed and implemented. The SoC integrates analog front end (AFE), a high-resolution analog-to-digital converter (ADC), an RF-to-DC rectifier, a low dropout (LDO) regulator, and a digital signal processing (DSP) block. The batteryless SoC is powered by RF of 2.45GHz. The rectifier generates 1.8V output and the LDO converts the voltage to stable 1.6V supply for AFE, ADC, and DSP blocks. A pseudo-resistor with huge resistance is used in AFE to support tunable low cut-off frequency and to facilitate compact SoC integration. The DSP can be set to deliver raw data, wavelet-domain data, and compressed-sensing (CS) data. The entire SoC is 1.7x2.5 mm(2) and can support invasive/non-invasive health-monitoring with low power consumption.
更多
查看译文
关键词
body sensor node,batteryless SoC,ECG/EMG applications,compressed sensing,wireless powering,system-on-chip,analog front end,high-resolution analog-to-digital converter,RF-to-DC rectifier,low dropout regulator,digital signal processing block,DSP block,pseudoresistor,cut-off frequency,compressed-sensing,power consumption,frequency 2.45 GHz,voltage 1.8 V,voltage 1.6 V
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要