Designing Networks-on-Chip for High Assurance Real-Time Systems

2017 IEEE 22nd Pacific Rim International Symposium on Dependable Computing (PRDC)(2017)

引用 6|浏览13
暂无评分
摘要
Conventional fault-tolerance approaches for Networks-on-Chip (NoCs) cannot be applied to high assurance real-time systems due to their different goals and constraints. These systems impose strict integrity, resilience and real-time requirements. All possible effects of hardware errors must be taken into account and the resulting system must be predictable, even in the presence of errors. In this paper, we present a wormhole-switched NoC with virtual channels for high assurance real-time systems hardened against soft errors. All possible duration and impacts of soft errors are taken into account and the resulting NoC operates with formal guarantees. Experimental evaluation shows that the network is able to provide a predictable behavior even in aggressive environments with very high error rates.
更多
查看译文
关键词
Network-on-Chip,Real-time,High Assurance,Reliability,Soft Errors
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要