Practical experience designing and debugging an FPGA for a real-time ethernet industrial bus

2017 18th IEEE Latin American Test Symposium (LATS)(2017)

引用 1|浏览0
暂无评分
摘要
Several debugging methods are available for FPGA design, including logical simulation and physical debug. We face the challenge to systematize and apply a simple methodology using these methods to develop a communication processing module for a distributed control system with real time constraints. This methodology must follow some restrictions as to be easy to learn, use only available tools and not conflict with techniques employed by our industrial partner. The hardware module must be designed from scratch and must replace commercial communication modules in new devices. It will be responsible for real time interactions between programmable controllers and remote IO in large distributed control systems. The paper describes our experience designing the processing module, the methodology applied and an evaluation of this methodology during the project development.
更多
查看译文
关键词
FPGA debugging,real time Ethernet,industrial networks,distributed control system
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要