Using Www.Sigma-Delta. De To Rapidly Obtain Eld Compensated Ct Sigma Delta Modulators

2016 IEEE International Symposium on Circuits and Systems (ISCAS)(2016)

引用 0|浏览1
暂无评分
摘要
For two decades, Excess-Loop-Delay (ELD) is known to degrade the performance of continuous-time (CT) Sigma Delta A/D converters. Many methods have been proposed to compensate for this effect, but for their implementation sophisticated knowledge in loop-filter design is necessary. The web-based design tool for CT Sigma Delta modulators www.sigma-delta. de offers a straightforward integration of commonly used ELD compensation techniques in an early stage of the design process without the need of in depth knowledge of Sigma Delta loop-filters. As the tool uses a heuristic search, based on a genetic algorithm within a parallel implementation on a GPU, it provides results with a very short response time. This paper presents the compensation techniques which are commonly implemented within the state of the art and shows their automatic application on architectural level by the design tool. Exemplary modulators are created and evaluated in a circuit level simulator. Further, the calculation of device parameters for a circuit-level simulator model, based on the coefficients obtained by the tool, is illustrated. Thereby, the usage of the developed and publicly available design tool for CT Sigma Delta modulator is practically shown.
更多
查看译文
关键词
circuit-level simulator model,device parameters calculation,circuit level simulator,GPU,parallel implementation,genetic algorithm,heuristic search,ELD compensation techniques,web-based design tool,loop-filter design,continuous-time ΣΔ A-D converters,excess-loop-delay
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要