Design of UHF CMOS Front-ends for Near-field Communications

JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY(2011)

引用 0|浏览75
暂无评分
摘要
This paper introduces an efficient voltage multiplier circuit for improved voltage gain and power efficiency of radio frequency identification (RFID) tags. The multiplier is fully integratable and takes advantage of both passive and active circuits to reduce the required input power while yielding the desired DC voltage. A six-stage voltage multiplier and an ultralow power voltage regulator are designed in a 0.13 mu m complementary metal-oxide semiconductor process for 2.45 GHz RFID applications. The minimum required input power for a 1.2 V supply voltage in the case of a 50 Omega antenna is -20.45 dBm. The efficiency is 15.95% for a 1 M Omega load. The regulator consumes 129 nW DC power and maintains the reference voltage in a 1.1% range with V-dd varying from 0.8 to 2 V. The power supply noise rejection of the regulator is 42 dB near a 2.45 GHz frequency and performs better than -32 dB from 100 Hz to 10 GHz frequencies.
更多
查看译文
关键词
Low-power voltage multipliers,Passive UHF RFID transponders,RF-DC conversion
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要