Fusion : Design Tradeoffs In Coherent Cache Hierarchies For Accelerators

Chip designers have shown increasing interest in integrating specialized fixed-fUnction coprocessors into multi core designs to improve energy efficiency. Recent work in academia [11, 37] and industry ON has sought to enable more fine-grain offloading at the granularity of functions and loops. The sequential program now needs to migrate across the chip utilizing the appropriate accelerator for each program region. As the execution migrates, it has become increasingly challenging to retain the temporal and spatial locality of the original program as well as manage the data sharing.We show that with the increasing energy cost of wires and caches relative to compute operations, it is imperative to optimize data movement to retain the energy benefits of accelerators. We develop FUSION, a lightweight coherent cache hierarchy for accelerators and study the tradeoffs compared to a scratchpad based architecture. We find that coherency, both between the accelerators and with, the CPU, can help minimize data movement and save energy. FUSION leverages temporal coherence 1321 to optimize data movement within the accelerator tile. The accelerator tile includes small per-accelerator LO caches to minimize hit energy and a per-tile shared cache to improve localized-sharing between accelerators and minimize data exchanges with the host LLC. We find that overall EU,SION improves performance by 4.3 x compared to an oracle DMA that pushes data into the scratchpad. In workloads with inter-accelerator sharing we save up to 10x the dynamic energy of the cache hierarchy by minimizing the host-accelerator data ping-ponging.