An On-Die All-Digital Power Supply Noise Analyzer With Enhanced Spectrum Measurements

Solid-State Circuits, IEEE Journal of(2015)

引用 9|浏览12
暂无评分
摘要
A scalable all-digital power supply noise analyzer with 20 GHz sampling bandwidth and 1 mV resolution is demonstrated in 32 nm CMOS technology for enabling low-cost low-power in-situ power supply noise measurements without dedicated clean supplies and clock sources. This subsampled averaging-based analyzer measures power supply noise in both the equivalent-time and frequency domains with low-resolution VCO-based ADCs. For equivalent-time measurements, the accurate impedance characterization of power delivery networks is simply done by measuring a clock-synchronized current-step response. For frequency-domain measurements, the digital random phase-noise accumulation technique is analyzed and verified to overcome the clock-and-noise correlation issue in autocorrelation measurements. In general large scale integrated circuits and systems, the entire power supply noise analyzer consumes negligible active and leakage powers because of the MHz-range sampling clock frequency and fully digital implementation with only hundreds of logic gates.
更多
查看译文
关键词
autocorrelation function,equivalent time measurement,glitch free,impedance measurement,phase noise accumulation,power delivery,spectrum measurement,supply noise measurement,frequency domain analysis,correlation,cmos technology,phase noise,low power electronics,noise,synchronisation,noise measurement,synchronization,cmos integrated circuits,logic gates
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要