Characterizing the latency hiding ability of GPUs

ISPASS(2014)

引用 23|浏览29
暂无评分
摘要
This paper demonstrates a latency profiling approach to characterize and evaluate for the latency-hiding capability of modern GPU architectures. We find that the fast context-switching and massive multi-threading architecture can effectively hide much of the latency by swapping in and out warps. However, for certain GPGPU applications, such as bfs, the performance is limited by other factors. In future work, we plan to use the latency profiling approach to further investigate the limits of GPUs and seek for performance improvement opportunities.
更多
查看译文
关键词
latency hiding ability,parallel architectures,graphics processing units,graphics processing unit architecture,program diagnostics,performance evaluation,massive multithreading architecture,context-switching architecture,gpu architectures,latency profiling approach,instruction sets,computer architecture,hazards,synchronization,pipelines
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要