A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique
IEEE Journal of Solid-state Circuits（2015）
摘要
This paper presents a fully synthesizable phase-locked loop (PLL) based on injection locking, with an interpolative phase-coupled oscillator, a current output digital-to-analog converter (DAC), and a fine resolution digital varactor. All circuits that make up the PLL are designed and implemented using digital standard cells without any modification, and automatically Place-and-routed (P&R) by a digital design flow without any manual placement. Implemented in a 65 nm digital CMOS process, this work occupies only 110 μm × 60 μm layout area, which is the smallest PLL reported so far to the best knowledge of the authors. The measurement results show that this work achieves a 1.7 ps RMS jitter at 900 MHz output frequency while consuming 780 μW DC power.
更多查看译文
关键词
varactors,standard cell,small area,PVT,P&R,injection locked oscillators,edge injection,current-output DAC,dual loop,digital cmos process,digital design flow,cmos,gated edge injection locking technique,digital varactor,digital standard cells,gated injection,fully synthesizable all-digital pll,current output digital-to-analog converter,digital CMOS process,digital phase locked loops,AD-PLL,cmos digital integrated circuits,place-and-routed,uhf oscillators,PLL,p&r,pll,current-output dac,layout area,phase locked oscillators,fully synthesizable all-digital PLL,injection-locking,interpolative phase coupled oscillator,power 780 muW,low power,synthesizable,logic synthesis,ad-pll,power 780 muw,RMS jitter,CMOS digital integrated circuits,rms jitter,size 60 mum,DAC,UHF oscillators,fine-resolution digital varactor,fully synthesizable phase-locked loop,CMOS,pvt,digital-analogue conversion,dac,low jitter
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要