A Sensitivity Analysis Of A New Hardware-Supported Global Synchronization Unit

2009 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS)(2009)

引用 0|浏览7
暂无评分
摘要
Historically, large-scale low-lookahead parallel simulation has been a difficult problem. As a solution, we have designed a Global Synchronization Unit (GSU) that would reside centrally on a multi-core chip and asynchronously compute the Lower Bound on Time Stamps (LBTS), the minimum timestamp of all unprocessed events in the simulation, on demand to synchronize conservative parallel simulators. Our GSU also accounts for transient messages, messages that have been sent but not yet processed by their recipient, eliminating the need for the simulator to acknowledge received messages. In this paper we analyze the sensitivity of simulation performance to the time required to access the GSU. The sensitivity analysis revealed that with GSU access times as high as hundreds of cycles, there was still a significant performance advantage over the baseline shared-memory implementation.
更多
查看译文
关键词
lower bound,hardware,registers,computational modeling,shared memory,chip,synchronisation,synchronization,sensitivity analysis
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要