Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms

DAC(2011)

引用 45|浏览55
暂无评分
摘要
In an SoC, building local storage in each accelerator is area inefficient due to the low average utilization. In this paper, we present design and implementation of Buffer-integrated-Caching (BiC), which allows many buffers to be instantiated simultaneously in caches. BiC enables cores to view portions of the SRAM as cache while accelerators access other portions of the SRAM as private buffers. We demonstrate the cost-effectiveness of BiC based on a recognition MPSoC that includes two PentiumTM cores, an Augmented Reality accelerator and a speech recognition accelerator. With 3% extra area added to the baseline L2 cache, BiC eliminates the need to build 215KB dedicated SRAM for the accelerators, while increasing total cache misses by no more than 0.3%.
更多
查看译文
关键词
baseline l2 cache,accelerators access,local storage,recognition mpsoc,total cache,dedicated sram,cost-effective sram architecture,extra area,speech recognition accelerator,embedded platform,pentiumtm core,augmented reality accelerator,indexation,indexes,cost effectiveness,hardware,system on a chip,speech recognition,memory,augmented reality,cache memory,l2 cache,cache,system on chip
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络