The Vhdl Implementation Of Reconfigurable Mips Processor

This article presents a project of an embedded system realized on a programmable matrix. The main element is a reconfigurable processor of MIPS architecture. It was implemented in the VHDL in such way that its instruction set can be reduced to the set of instructions present in the program memory. As the result a processor will contain the logic that is absolutely necessary. This solution yields a device that requires fewer gates to be synthesized in the programmable matrix and has a potential to increase the speed of the information processing performed by the system in the target FPGA.