Statistical Timing Models for Large Macro Cells and IP Blocks Considering Process Variations
IEEE Transactions on Semiconductor Manufacturing(2009)
摘要
Integrated circuits today rely on extensive reuse of IP bocks and macro cells to meet the demand for high performance system-on-chip. We propose a methodology for extracting timing models of IP blocks and macro cells for statistical timing analysis considering process variations and spatial correlations. We develop efficient models for capturing both inter-die and intra-die variations in device and interconnect parameters. Increasing spatial correlations in variability of the process parameters in subnanometer designs requires instance-specific characterization of these design blocks. We propose a novel technique for instance-specific calibration of precharacterized timing model. The proposed approach was evaluated on large industrial designs of 1.2- and 3.5-M gates in 65-nm technology and validated against SPICE for accuracy.
更多查看译文
关键词
SPICE,integrated circuit interconnections,statistical analysis,system-on-chip,timing,IP blocks,SPICE,instance-specific calibration,integrated circuits,interconnect parameters,spatial correlations,statistical timing models,system-on-chip,Integrated circuit timing,macro cells,process variations,semiconductor process modeling
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要