Delete and Correct (DaC): An Atomic Logic Operation for Removing Any Unwanted Wire

VLSID '14 Proceedings of the 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems(2014)

引用 1|浏览3
暂无评分
摘要
In a deep sub-micron technology era where wiring delays are more dominating, being able to remove any undesirable signal wire (e.g. too long, hardly routable, or highly delay-violating) with chip functionality unchanged should be quite useful for circuit optimizations. Rewiring is a logic transformation technique through which a target wire can be removed by adding its alternative logics with functionality intact. However, normally the rewiring rate (percentage of original circuit wires being removable by rewiring) for most techniques is only 30% to 40% for optimized circuits in the past. A recently proposed error cancellation based rewiring scheme FECR has finally achieved a breaking rewiring rate of 95% however with an impractical algorithm complexity of (O(n5)). In this paper we propose a Delete and Correct (DaC) rewiring in terms that a target wire is deleted first then the circuit is corrected by adding just one or two new wires. This DaC technique, besides being much more efficient (O(n2)), can also achieve a near complete rewiring rate (over 95%) even for fully optimized circuits. Experimentally, the runtime is largely reduced by 32 times compared to FECR. As any logic gate can also be removed through exercising this DaC operation repeatedly, perhaps some originally involved cell-based logic synthesis flow could now be rebuilt atop this simple, atomic (and universal) wiring-based logic operation with better performance predictability.
更多
查看译文
关键词
delete and correct rewiring,unwanted wire,error frontier,wiring-based logic operation,target wire,logic transformation technique,cut enumeration,cell-based logic synthesis flow,unwanted wire removal,rewiring rate,logic gate,near complete rewiring rate,atomic logic operation,optimized circuit,logic synthesis flow,rewiring scheme,logic gates,alternative logic,error cancellation,runtime,error cut,logic rewiring
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要