Fault Modeling and Analysis for Resistive Bridging Defects in a Synchronizer

This paper presents fault modeling and analysis for bridging defects in a synchronizer that is implemented by two D flip-flops. Bridging defects are injected into any two nodes of the synchronizer, and HSPICE is used to perform circuit analysis. The major purpose of this analysis is to find all possible faults that might occur in the synchronizer. Simulation results demonstrate that bridging fault effects of the synchronizer depend on fault location, bridging resistance value, the input signal (rising and falling), and the time of input signal application. The issues of bridging fault behavior under the consideration of process variation, and the relationship between bridging faults and the synchronizer failure mechanisms are also discussed.