Managing data caches using selective cache line replacement

International Journal of Parallel Programming(1997)

引用 11|浏览0
暂无评分
摘要
As processor performance continues to improve, more demands are being placed on the performance of the memory system. The caches employed in current processor designs are very similar to those described in early cache studies. In this paper, a detailed characterization of data cache behavior for individual load instructions is given. It will be shown that by selectively allocating cache lines according the characteristics of individual load instructions, overall performance can be improved for both the data cache and the memory system. This approach can improve some aspects of memory performance by as much as 60 percent on existing executables.
更多
查看译文
关键词
cache replacement policy,memory management,dynamic reference behavior,optimal placement strategies,Belady
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要