9.7 a Self-Calibrated 10mb/s Phase Modulator with -37.4Db Evm Based on a 10.1-to-12.4ghz, -246.6Db-fom, Fractional-N Subsampling Pll
2016 IEEE International Solid-State Circuits Conference (ISSCC)（2016）
关键词
frequency 10.1 GHz to 12.4 GHz,current 9.7 A,self-calibrated phase modulator,phase locked loops,fractional-N subsampling PLL,two-point injection scheme,PLL bandwidth limitations,wideband polar phase modulation,phase-modulated signal,error-vector magnitude,EVM,PLL phase-noise,gain mismatch,digital-to-modulated phase conversion,digital-to-time-converter,DTC-based subsampling PLL,fractional carrier,GMSK modulation,optimal VCO noise suppression,capacitor bank,DAC,two-point modulation,phase-error detection path,capacitor mismatch,nonlinear capacitance-to-frequency conversion
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要