Testing retention flip-flops in power-gated designs
VLSI Test Symposium（2013）
Key words
CMOS logic circuits,SPICE,automatic test pattern generation,flip-flops,ATPG framework,SPICE simulation,industrial MTCMOS cell library,power-gated designs,restore function,retention flip-flops testing,toggling pattern,
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined