FPGA Implementations of the Round Two SHA-3 Candidates

Brian Baldwin,Andrew Byrne,Liang Lu,Mark Hamilton,Neil Hanley,Máire O'Neill,William P. Marnane

International Conference on Field-Programmable Logic and Applications（2010）

Cited 123|Views1

Key words

round candidate,NIST Secure Hash Standard,computational efficiency,hardware interface,hash function,new hash algorithm,resource abundant environment,unit area,NIST-run public competition,Virtex-5 FPGA device,FPGA Implementations,SHA-3 Candidates

AI Read Science

Must-Reading Tree

Example

Generate MRT to find the research sequence of this paper

Chat Paper

Summary is being generated by the instructions you defined