Cache-PIM: an ECC-Compatible Edram Processing-in-Memory for Last-Level Cache with Triple-Level Error Correction
IEEE Journal of Solid-State Circuits（2025）
Key words
Cache,embedded dynamic random access memory (eDRAM),error correction code (ECC),in-memory computing (IMC),processing-in-memory (PIM)
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined