Design Optimization of Flip FET Standard Cells with Dual-sided Pins for Ultimate Scaling
IEEE Transactions on Electron Devices（2025）
Key words
3-D stacked transistor,advanced logic,buried signal track (BST),CMOS scaling,field drain merge (FDM),flip FET (FFET),multi-row,layout design,standard cell,split gate (SG)
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined