A 0.41-Ns CLK-OUT Delay, 0.22-Μvrms Input-Referred Noise CMOS Integration Dynamic Comparator with Flipping Capacitor for Charge Reuse

Kwok Cheong Li,Xinhang Xu,Jihang Gao,Siyuan Ye,Jiajia Cui,Yacong Zhang,Ru Huang,Linxiao Shen

IEEE SOLID-STATE CIRCUITS LETTERS（2025）

引用 0|浏览6

关键词

Noise,Delays,Latches,Capacitors,MOS devices,Solid state circuits,Preamplifiers,Power demand,Logic,Inverters,Charge reuse,CMOS integration,dynamic comparator,flipping capacitor,high speed

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要