PAGR: Accelerating Global Routing for VLSI Design Flow
IEEE ACCESS(2025)
关键词
Routing,Circuits,Wires,Metals,Capacitance,Very large scale integration,Steiner trees,Scalability,Graphics processing units,Benchmark testing,Design flow,global routing,ISPD contest,matrix reduction,Steiner tree,VLSI
AI 理解论文
溯源树
样例

生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要