A Type-II Reference-Sampling PLL with Non-Uniform Octuple-Sampling Phase Detector Achieving 55-Fs JitterRMS, –91.9-Dbc Reference Spur and –259-Db Jitter-Power FOM

Hongyu Ren,Yunbo Huang,Zunsong Yang, Tianle Chen, Xianghe Meng,Weiwei Yan, Weidong Zhang, Zhongmao Liu,Tetsuya Iizuka,Pui-In Mak,Yong Chen, Bo Liu

2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024（2024）

引用 0|浏览2

关键词

Phase-Locked Loop (PLL),Clock Generator,Frequency Synthesizer,Reference Sampling,Type-II,Low Jitter,Low Power,Low Spur

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要