Logic Gates Based on 3D Vertical Junctionless Gate-All-Around Transistors with Reliable Multilevel Contact Engineering
NANO LETTERS(2024)
Key words
nanoelectronics,vertical transport transistor,nanowire,scaled gate-all-around,logic gates,3D device
AI Read Science
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined