A 24-V-Input Highly Integrated Interleaved-Inductor Multiple Step-Down Hybrid DC-DC Converter With Inherent Current Equalization Characteristics

Xiongjie Zhang, Anyang Zhao,Qiaobo Ma, Yang Jiang,Man-Kay Law, Rui P. Martins,Pui-In Mak

IEEE JOURNAL OF SOLID-STATE CIRCUITS(2024)

引用 0|浏览2
暂无评分
摘要
This article presents a highly integrated hybrid dc-dc converter with a 24-V input, employing the interleaved-inductor multiple step-down (IL-MSD) topology. The proposed design ensures symmetric power-stage operations, addressing inductor current ( I-L) imbalance without complex regulation control. It also optimizes current distribution among internal conduction branches, reducing conduction losses and input capacitor requirements. In addition, we propose an on-chip gate-driving scheme utilizing a high-voltage (HV) floating current (HVFC) source and HV charge storage technique, eliminating external bootstrap capacitors and extra HV supplies. Fabricated in a 180-nm BCD process, the converter chip integrates all-N-type power switches, gate drivers (GDs), startup/pre-charge circuits, and control blocks within a 4.7-mm $<^>{2}$ footprint. Using two 1- $\mu$ H compact inductors and four 1- $\mu$ F flying capacitors, the converter regulated a 1-3.5-V output from a 24-V input with a peak efficiency of 90.4% under a 1.2-A load. The maximum load current reaches 5 A with an 82% efficiency. The achieved on-chip and overall power densities are 3.51 and 0.62 W/mm(3) , respectively.
更多
查看译文
关键词
Switches,Topology,Inductors,Video recording,Power system measurements,Density measurement,Capacitors,DC-DC converter,fully symmetric,high step-down,hybrid topology,interleaved inductor,on-chip gate driver (GD)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要