Demonstrating electrical connection on reconstituted asic chips on 8-inch silicon wafer

Wei Wei,Lei Zhang, Bert Tobback, Jakob Visker,Tim Stakenborg,Gauri Karve, Deniz S. Tezcan

2024 IEEE 37TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, MEMS(2024)

引用 0|浏览0
暂无评分
摘要
Wafer reconstitution entails the assembly of dies from multiple sources onto a wafer by die to wafer attach [1-4]. This reconstituted wafer can then be used as a standard substrate for further processing, e.g., in a CMOS foundry. This paper reports a solution to fan-out both microfluidics [5] and electronics using wafer reconstitution. This work solves both the incompatibility between application specific integrated circuit (ASIC) chips (of minimal size, mostly in silicon) and microfluidic chips (of larger size, mostly in glass or polymer), proving the feasibility of wafer reconstruction as an integration process flow for various microfluidic and life sciences applications.
更多
查看译文
关键词
Wafer reconstitution,wafer level fan-out,RDL,microfluidics,hybrid integration
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要