Efficient 3-D Processor Array Reconfiguration Algorithms Based on Bucket Effect
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS（2024）
Key words
3-D very large-scale integration (VLSI) array,algorithm,fault tolerance,interconnection length,reconfiguration
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined