Automatic Timing-Driven Top-Level Hardware Design for Digital Signal Processing.
2023 IEEE 15th International Conference on ASIC (ASICON)(2023)
摘要
Though hardware auto generators can efficiently generate architectures of different design metrics based on generation formulas, top-level design for digital signal processing remains challenging. In this paper, we propose an automatic timing-driven top-level hardware generation scheme which integrates top-level timing arrangement, code generation and fast evaluation to further alleviate the heavy workload of hardware design for digital systems. To demonstrate the effectiveness of our proposed scheme, a channel impulse response estimator is implemented. It is shown that our scheme can explore design space and optimize hardware architecture automatically with different design constraints.
更多查看译文
关键词
Hardware design,top-level design,digital signal processing (DSP),wireless communications
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要