Efficient Three-Dimensional Processor Array Reconfiguration Algorithms Based on Bucket Effect
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems（2023）
Key words
3D VISL array,fault tolerance,reconfiguration,interconnection length,algorithm
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined