Design of Phase-Interpolator Based Open-Loop Fractional Output Dividers.

The architectural and circuit design aspects for designing an open-loop fractional output divider used in a clock generator are considered. The analysis of two classical schemes for phase interpolation shows that Type II is preferred, as using a replica circuit and a special driver of the phase generators allows obtaining a simulated RMS jitter of 680 fs.