Three-level DC-DC Buck Converter Architecture Using Digital Pulse Width Modulation
2023 IEEE Symposium on Industrial Electronics & Applications (ISIEA)(2023)
摘要
This study demonstrates a high efficiency 3-level DC-DC buck converter using DPWM (digital pulse width modulation). It is mainly featured with the replacement of traditional flying capacitor with a capacitive voltage divider, which will constantly maintain the half of the supply input voltage. Consequently, one of the power MOSFETs in the output stage will be removed to reduce conversion loss. The duty cycle is found to be as high as 93.75
%
and the peak efficiency is 98% at 6.25 MHz switching clock rate by all-PVT-corner simulation.
更多查看译文
关键词
DC-DC converter,3-level topology,DPWM,duty cycle,high efficiency
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要