Wireless enabled Inter-Chiplet Communication in DNN Hardware Accelerators.

IPDPS Workshops(2023)

引用 0|浏览3
暂无评分
摘要
Inter-chiplet communication is a fundamental bottleneck in scale-out Homogeneous Multi-Chip-Module-based Hardware Accelerators (HMCMHAs). This paper focuses on the problem of many-to-many communication traffic generated when dispatching output feature map tiles among chiplets. Such traffic has a strong impact on the latency and energy metrics of the HMCMHAs as it exposes the limitations of the existing wire-based Network-on-Package (NoP). This paper investigates augmenting the existing NoP with emerging wireless in-package communication links. The intrinsic single-hop and broadcastcapable technology is exploited to tackle the many-to-many communication traffic in question. We show that the proposed wireless-enabled NoP can significantly improve the latency and energy of Deep Neural Network (DNN) inference on HMCMHAs.
更多
查看译文
关键词
Deep Neural Network (DNN) Hardware Accelerator, Domain Specific Architecture (DSA), Multi-Chip-Module (MCM), Network-on-Package (NoP), Wireless-enabled NoP
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要