On-chip jitter BIST with sub-picosecond resolution at GHz frequencies

2023 IEEE 24TH LATIN AMERICAN TEST SYMPOSIUM, LATS(2023)

引用 0|浏览7
暂无评分
摘要
This paper describes an on-chip instrument for jitter estimation of clock signals in the GHz range with a sub-picosecond resolution. A self-referenced technique is used to remove the need of a very clean external reference clock. The instrument has been designed in STMicroelectronics 28nm FDSOI technology. By exploiting the fine delay control which can be achieved with this technology, simulation results haven shown a resolution down to 100 fs for GHz clock signals with a simple calibration procedure.
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要