Building high performance transistors on carbon nanotube channel

VLSI Technology and Circuits(2023)

引用 0|浏览42
暂无评分
摘要
High-performance and scaled transistors on carbon nanotube (CNT) channel are enabled by the quality of device component modules. This paper advances each module by single-CNT control experiments reporting: (1) remarkable n-type contact resistance of 5.1 k$\Omega$/CNT(20.4$\Omega-\mu$m for 250 CNT/$\mu$m) at 20 nm contact length, (2) tunable N-and Pdoping of CNT with dielectric doping, (3) improvement in top-gate dielectric interface to CNT by channel cleaning, (4) demonstration of channel comprised of dense CNT array with reduced bundle density, and (5) analysis of CNT bandgap tradeoffs with variability control strategy. The first component-complete pMOS FET is demonstrated on high-density CNTs with up to 680 $\mu$A/$\mu$m at -0.7V VDS.
更多
查看译文
关键词
CNT,low-dimensional material,1D,2D,CMOS
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要