Low-Power Data Streaming in Systolic Arrays with Bus-Invert Coding and Zero-Value Clock Gating.
2023 12th International Conference on Modern Circuits and Systems Technologies (MOCAST)（2023）
Key words
application-aware encoding approach,Bfloat16 arithmetic,bus-invert coding,data streaming,dynamic power consumption,high switching activity,local connections,low-power data streaming,matrix multiplications,pipelined data movement,pre-orchestrated data movements,processing elements pipelined array,state-of-the-art CNN,systolic array architectures,systolic arrays,zero-value clock gating
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined