A High-Resolution TDC Design Based on Multistep Fine Time Measurement by Utilizing Delay-Adjustable Looped Carry Chains on FPGAs.
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT（2023）
Key words
Delays,Delay lines,Time measurement,Clocks,Field programmable gate arrays,Costs,Multiplexing,Carry chain,field programmable gate array (FPGA),high linearity,multichannel TDC,ring oscillator (RO),time-to-digital converter (TDCs)
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined