FACTGen: Framework for Automated Circuit Topology Generator

Besides the popularity of computer-aided design methods, the circuit topology design itself still relies on human insights. We propose a framework for automated circuit topology generator (FACTGen). Our framework transforms the circuit topology generation problem into a continuous black-box optimization problem. FACTGen has succeeded to generate several 2T and 4T CMOS digital gate topologies.