Effect of Gate Pad Layout on Thermal Impedance of SiC-MOSFET

F. Kato,S. Sato, H. Hozoji, M. Ikegawa,A. Sakai, K. Watanabe,S. Harada,H. Sato

2022 International Conference on Electronics Packaging (ICEP)(2022)

引用 0|浏览14
暂无评分
摘要
In this paper, thermal impedance (Zth) of power modules which is assembled with a silicon carbide Schottky barrier diode (SiC-SBD) and metal oxide semiconductor field effect transistor (SiC-MOSFET) was measured and compared. SiC-MOSFETs had gate pads that accounted for 6% of the die size. SiC-MOSFETs had up to 55% higher thermal impedance and 13% higher steady-state thermal resistance compared to SiC-SBDs. Although the gate pad occupies only a small area in the device chip, it was found to have a significant difference on the thermal impedance of SiC power modules, especially in the short time region.
更多
查看译文
关键词
SiC-MOSFET,SWITCH-MOS,thermal impedance,transient thermal analysis
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要