Editor’s notes: The ”chiplet” components that, after stacking, cons"/>

Applying IEEE Test Standards to Multidie Designs

IEEE Design & Test(2022)

引用 1|浏览4
暂无评分
摘要
Editor’s notes: The ”chiplet” components that, after stacking, constitute a multidie package, can be complex system-on-chips in their own right. Consequently, IEEE Std 1838, the recently released standard for test access in 3-D die stacks, potentially interacts with many other Design-for- Test (DfT) standards, which all might have been used in these chiplets. This article provides a guided tour through the growing set of IEEE DfT standards in the context of an IEEE 1838-compliant design. —Erik Jan Marinissen, imec
更多
查看译文
关键词
IEEE Standards, Standards, Registers, Hardware, Testing, Three-dimensional displays, Pins
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要