Highly Linear D-Band Low-Noise Amplifier with 8.5dB Noise Figure in InP-DHBT Technology

This paper presents a D-band low noise amplifier (LNA) using an 0.5 μm InP-DHBT technology. The LNA circuit design is based on a 2-way combined cascode unit power cell. The measured LNA exhibits 10 to 16 dB small signal gain and 11 to 8.5 dB noise figure (NF) in the frequency range from 140 to 170 GHz. The dc power consumption is only 103 mW and results in a power-added efficiency (PAE) of 11 % at 146 GHz. The output 1dB compression point (OP_1dB) reaches 10 dBm at 146 GHz. The chip area is only 1.6 × 1.1 mm ² . To the best knowledge of the authors, the performance combination in terms of low NF, high linearity as well as PAE beyond 140 GHz is unique so far.